ECE 762
Theory and Design of Digital Computers, II
(A real course title: Design and Specification of Digital Components with an HDL)
Lecture Overview

• Course Intro/ Syllabus/ Grading Policy
• General Intro to Digital Design
• Background
Syllabus

• The topics list is a guide.
• Note course objective.
• Note grading policy.
• There are many, many books. Most are not texts; these books are more for reference.
• Note general policies.
Intro

• What is a digital system?
  – Digital (Webster)

  – System
Intro

• What is a digital system?

• Digital (Webster) – Of or relating to the technology of computers and data communications wherein all information is encoded as bits of 1s and 0s that represent on or off states. Contrast with analog. Digital implies discrete states.

• System – A composite of equipment, skills, techniques, and information capable of performing and/or supporting an operational role in attaining specified management objectives. A complete system includes related facilities, equipment, material, services, personnel, and information required for its operation to the degree that it can be considered a self-sufficient unit in its intended operational and/or support environment.
Graphical Perspective

• A Digital System may be an Application Specific IC (ASIC) or a general purpose computer.

  • “Computers are the most important type of digital system”
  • “Virtually every aspect of digital system design is encountered in computer design” (Hill and Peterson)
Digital System Design Process

• “Design is a series of transformations.” At each step decisions are made that bind the design, moving it toward an implementation. Design begins at a high level of abstraction and moves to a very detailed level of abstraction.
Digital System Design Process

• “Design is a series of transformations.” At each step decisions are made that bind the design, moving it toward an implementation. Design begins at a high level of abstraction and moves to a very detailed level of abstraction.
Example

• Addition of 2 number to produce a sum

```
+---+---+
|   |
```

• Design Decisions
  – 2 inputs
  – Addition operation
  – A & B format - ?? – Binary numbers, 16 bits each, unsigned
  – Architecture - ?? – ripple adder, carry lookahead

• Design Decisions are significantly impacted by the specifications

B
HDL Design Process

• Start with design idea
• Do a behavioral design for reference
• RTL level design
  – Design data path
  – Design control path
• Use a synthesis tool to produce a gate netlist
• Physical Design – place gates and wire
• Production
An example

• From ASiC Technology & News – “Why ASICs fail in the system.
  – Listen to story

• Key points from story.
  – “Designers knew design was right”
  – “found a functional error”
  – Chips still exploded.
  – Months passed slowly.
HDL motivations

• HDL used to describe hardware for purpose of:
  – Simulation
  – Documentation
  – Modeling
  – Testing
  – Design

• HDLs provide a convenient and compact format for the hierarchical representation of function and wiring details of digital systems.
PAST HDLs

- ISPS – Instruction Set Processor Specification
  - Language for describing the behavior of digital systems
  - Developed at CMU
  - Based on ISP notation

mark1 :=
BEGIN
  ** memory.state **
  m[0:8191]<31:0>
  ** processor.state **
  p<present.instruction<15:0>:
    f<function<0:2> := p<15:13>,
    s<0:12> := p<12:0>,
  c<control.register<12:0>,
  a<accumulator<31:0>,
  ** instruction.execution ** {tc}
MAIN i<cycle :=
BEGIN
  pi = m[cr<16:0> NEXT
  DECODE i =>
  BEGIN
    0)imp := cr = m[s],
    1)ip := cr = cr + m[s],
    2)ldn := acc = m[s],
    3)sto := m[s] = acc,
    4)sub := acc = acc - m[s],
    5)cmp := IF acc LSS 0 => cr = cr + 1,
    7stop := STOP(),
  END NEXT
  cr = cr + 1 NEXT
  RESTART i<cycle
END

FIGURE 1.3
An ISPS example, a simple processor.
(Source: M. R. Barbacci, The ISPS Computer Description Language, Carnegie-Mellon
University, 1981, p. 70.)
PAST HDLs

• AHPL – A Hardware Programming Language
  – Designed for representation in an academic environment
  – Developed at the University of Arizona.

FIGURE 1.4
An AHPL example, showing a sequential multiplier.
Other HDLs

• Genrad Hardware Description Language
  – Describes hardware as a netlist of components.
  – Developed by Genrad Corporation, UK
Other HDLs

• CDL – Computer Design Language
  – A dataflow language – no hierarchy
• CONLAN – Consensus Language
  – Attempt to establish a standard language. Family of languages for describing hardware at various levels of abstraction.
• IDL – Interactive Design Language
  – Internal IBM – Supports Hierarchy – Originally designed for generation of PLAs, then extended
• TEGAS – Texas Instruments Hardware Description Language
  – Internal TI – Multilevel language for design and description – hierarchical
Other HDLs (cont)

• **ZEUS**

• **Verilog**
  – Hierarchical – Developed by Cadence Design Systems – Procedural descriptions for behavior – Built in features for timing and a fixed logic value system. **Now also a standard. Used by ~60% of market.**

• **UDL1**
  – Standard language that was developed in Japan – hierarchical – 1 to 1 mapping of language constructs to hardware structures – Designed for synthesis

• **System C**
  – NEW – now also a standard and supported by tools – had penetrated to about 10% to 15% of the market.
VHDL

- VHDL – VHSIC Hardware Description Language
- A standard language – the first.
- Development began in 1980.
- New versions in 1993. Also versions in 2000, 2002 and about to be an new version soon???
VHDL features

• Procedural Features
  – Would make a very good concurrent programming language. Up until now file I/O support was poor.

• Dataflow design

• Structural – Hierarchy

• Self defined Value System and capability to design your own if you would need to.

• Semantics and Paradigm formally defined in LRM
In Summary

• There is no way we would have systems of today’s complexity without the development and evolution of HDLs.
• HDLs are living languages.
• Today’s systems are just too complex to stay with the design methodologies of the 1980s and even to early 1990s.
The Future

<table>
<thead>
<tr>
<th>Year</th>
<th>Month</th>
<th>Year</th>
<th>Clock Speed</th>
<th>Year</th>
<th>No. Transistors</th>
</tr>
</thead>
<tbody>
<tr>
<td>1972</td>
<td>4</td>
<td>1972.3</td>
<td>0.2</td>
<td>1972.3</td>
<td>3500</td>
</tr>
<tr>
<td>1974</td>
<td>12</td>
<td>1975</td>
<td>2</td>
<td>1975</td>
<td>6000</td>
</tr>
<tr>
<td>1976</td>
<td>8</td>
<td>1976.6</td>
<td>5</td>
<td>1976.6</td>
<td>6500</td>
</tr>
<tr>
<td>1978</td>
<td>9</td>
<td>1978.7</td>
<td>10</td>
<td>1978.7</td>
<td>2900</td>
</tr>
<tr>
<td>1982</td>
<td>2</td>
<td>1982.1</td>
<td>12</td>
<td>1982.1</td>
<td>134000</td>
</tr>
<tr>
<td>1985</td>
<td>10</td>
<td>1985.8</td>
<td>16</td>
<td>1985.8</td>
<td>275000</td>
</tr>
<tr>
<td>1987</td>
<td>2</td>
<td>1987.1</td>
<td>20</td>
<td>1987.1</td>
<td>775000</td>
</tr>
<tr>
<td>1989</td>
<td>4</td>
<td>1989.3</td>
<td>25</td>
<td>1989.3</td>
<td>1200000</td>
</tr>
<tr>
<td>1991</td>
<td>6</td>
<td>1991.5</td>
<td>50</td>
<td>1991.5</td>
<td>1200000</td>
</tr>
<tr>
<td>1993</td>
<td>3</td>
<td>1993.2</td>
<td>60</td>
<td>1993.2</td>
<td>31000000 Pendium</td>
</tr>
<tr>
<td>1994</td>
<td>3</td>
<td>1994.2</td>
<td>75</td>
<td>1994.2</td>
<td>32000000 Pendium</td>
</tr>
<tr>
<td>1995</td>
<td>3</td>
<td>1995.2</td>
<td>120</td>
<td>1995.2</td>
<td>32000000 Pendium</td>
</tr>
<tr>
<td>1995</td>
<td>6</td>
<td>1995.5</td>
<td>133</td>
<td>1995.5</td>
<td>33000000 Pendium</td>
</tr>
<tr>
<td>1996</td>
<td>1</td>
<td>1996.1</td>
<td>168</td>
<td>1996.1</td>
<td>33000000 Pendium</td>
</tr>
<tr>
<td>1996</td>
<td>6</td>
<td>1996.6</td>
<td>200</td>
<td>1996.6</td>
<td>33000000 Pendium</td>
</tr>
<tr>
<td>1997</td>
<td>5</td>
<td>1997.4</td>
<td>300</td>
<td>1997.4</td>
<td>33000000 Pendium II</td>
</tr>
<tr>
<td>1998</td>
<td>4</td>
<td>1998.3</td>
<td>400</td>
<td>1998.3</td>
<td>75000000 Pendium II</td>
</tr>
<tr>
<td>1998</td>
<td>8</td>
<td>1998.7</td>
<td>450</td>
<td>1998.7</td>
<td>75000000 Pendium II</td>
</tr>
<tr>
<td>1999</td>
<td>8</td>
<td>1999.7</td>
<td>600</td>
<td>1999.7</td>
<td>95000000 Pendium III</td>
</tr>
<tr>
<td>1999</td>
<td>10</td>
<td>1999.8</td>
<td>733</td>
<td>1999.8</td>
<td>290000000 Pendium III</td>
</tr>
<tr>
<td>2000</td>
<td>1</td>
<td>2000.1</td>
<td>800</td>
<td>2000.1</td>
<td>280000000 Pendium III</td>
</tr>
<tr>
<td>2000</td>
<td>3</td>
<td>2000.2</td>
<td>1000</td>
<td>2000.2</td>
<td>280000000 Pendium III</td>
</tr>
<tr>
<td>2000</td>
<td>11</td>
<td>2000.9</td>
<td>1500</td>
<td>2000.9</td>
<td>420000000 Pendium 4</td>
</tr>
<tr>
<td>2001</td>
<td>4</td>
<td>2001.3</td>
<td>1700</td>
<td>2001.3</td>
<td>420000000 Pendium 4</td>
</tr>
<tr>
<td>2002</td>
<td>1</td>
<td>2002.1</td>
<td>2200</td>
<td>2002.1</td>
<td>420000000 Pendium 4</td>
</tr>
<tr>
<td>2002</td>
<td>6</td>
<td>2002.5</td>
<td>2530</td>
<td>2002.5</td>
<td>550000000 Pendium 4</td>
</tr>
<tr>
<td>2002</td>
<td>8</td>
<td>2002.7</td>
<td>2800</td>
<td>2002.7</td>
<td>550000000 Pendium 4</td>
</tr>
<tr>
<td>2002</td>
<td>11</td>
<td>2002.9</td>
<td>3000</td>
<td>2002.9</td>
<td>550000000 Pendium 4</td>
</tr>
<tr>
<td>2003</td>
<td>6</td>
<td>2003.5</td>
<td>3200</td>
<td>2003.5</td>
<td>550000000 Pendium 4</td>
</tr>
<tr>
<td>2004</td>
<td>2</td>
<td>2004.1</td>
<td>3400</td>
<td>2004.1</td>
<td>550000000 Pendium 4</td>
</tr>
</tbody>
</table>